





Additives Tailored to Customer Needs

- In-House synthesis Libraries of Additive Molecules
 - Develop and maintain comprehensive collections of additive Reduce the time from conception to market.
- Novel Molecules IP Protection
 - Create innovative molecules with the potential for intellectual property protection.
- Fine Tune Performance Fine L/S
 - Ability to modify the electro-chemical properties of additives and physical/mechanical properties of deposit leading to robust plating formulations.







CONFIDENTIAL

Tailored Formulations To Enable Specific Technologies

- Ability to Modulate Flat vs. Domed
 - Develop molecules that enable the modulation of surface profiles.
- Mitigate Defects Reliability

🏢 MacDermid Alpha 🔼


- Proprietary blend of functional groups in the molecules to control grain refinement and final grain structure
- Deposit Properties Mechanical, Physical & Purity



Circuitry Solutions
Semiconductor & Assembly Solutions
CONFIDENTIAL
Film & Smart Surface Solutions
6

Plating Tools for Advanced Packaging

- Electrodeposition for advanced L/S requires precise coordination and cadence between equipment and additives to achieve optimal performance.
- · Modern tools utilize unique mass transfer methods as opposed to conventional VCP systems



Better understanding of tools and additives leads to more robust formulations


🌉 MacDermid Alpha 💦

CONFIDENTIAL

Semiconductor & Assembly Solutions
Film & Smart Surface Solutions 7

IC Substrate Technology

- · Higher functionality with more components in a "package"
 - · Sensors, memory, logic, CPU
 - · PoP, SiP, etc.
- Transition from wire bonding to flip chip designs
 - · Reduced chip area
 - · Increased I/O count
 - · Reduced inductance
 - · Higher signal speeds
 - · Improved heat management
- Still need to route signals out of the die to the component substrate for connection to the PCB



🏢 MacDermid Alpha 💦

CONFIDENTIAL

Film & Smart Surface Solutions

Bath composition Lower H₂SO₄ to reduce solution conductivity and promote larger difference in potentials Higher CuSO₄ to increase filling speed Chloride ions provide adsorption sites Additives Suppressor preferentially adsorbed on the surface Brightener diffuses to the bottom of the microvia Leveler selectively adsorbs on the high current areas Fill progression Plating at via bottom is fastest at the beginning As plating proceeds, the potential differences and plating rate difference of surface and microvia lessen Once filled, all plating rates are similar Indicate the cathodic Cathodic

CONFIDENTIAL



- DC Acid Copper plating process specifically designed for 2-in-1 RDL applications for FCBGA
 - · Pattern plate process
 - High coplanarity of traces and pads
 - Typically, <2 µm R-Value
 - · Highly controlled trace profile
 - Typically, <15%
 - Via Fill

🌉 MacDermid Alpha 💦

- Up to 60 μmØ x 30-35 μm deep
- Dimple: <5 μm, Overfill <3 μm
- Surface Copper: 10-15 μm
- Compatible with High-Speed Plating Tools
 - ASM-NEXX Stratus P500
 - Semsysco



- III


Imaging Electroplating Final Etch

Circuitry Solutions
Semiconductor & Assembly Solutions
Film & Smart Surface Solutions

CONFIDENTIAL

5

Circuitry Solutions Semiconductor & Assembly Solutions Film & Smart Surface Solutions



Capabilities

· Panels with different designs, feature sizes, and copper thickness specifications were plated during the evaluation

Features/Spec	Design 1	Design 2			
Line/Space	9/12 µm	15/20 μm			
BMV Diameter	40 μm	49 µm			
BMV Depth	15 μm	20 μm			
Plating Thickness	12 µm	17 µm			
Plating Time	15 minutes	15 minutes			
Current Density	4-5 ASD	5-6 ASD			
Dimple	± 2 μm ± 2 μm (POR)	± 2 μm + 2 μm (POR)			
Uniformity (WIU)	2 μm 4 μm (POR)	<5 μm 8 μm (POR)			
Uniformity (WIP)	<15% 20% (POR)	<15% 20% (POR)			
Anode	Insoluble	Insoluble			

9 areas were measured on each side of the panel


The best result was with 200/120/50 VMS


🏢 MacDermid Alpha 📢

CONFIDENTIAL

Circuitry Solutions

Semiconductor & Assembly Solutions Film & Smart Surface Solutions





Capabilities

 Panels with different designs, feature sizes, and copper thickness specifications were plated during the evaluation

9/12 µm	15/20 µm
40 µm	49 µm
15 µm	20 µm
12 µm	17 µm
15 minutes	15 minutes
4-5 ASD	5-6 ASD
± 2 μm ± 2 μm (POR)	± 2 μm + 2 μm (POR)
2 μm 4 μm (POR)	<5 µm 8 µm (POR)
<15% 20% (POR)	<15% 20% (POR)
Insoluble	Insoluble
	15 µm 12 µm 15 minutes 4-5 ASD ± 2 µm ± 2 µm (POR) 2 µm 4 µm (POR) <15% 20% (POR)

	Sid	e 1												
Position	Line	Pad		Ave	R-value		3 5							
1	1	12.1	12.4	12.	3 0.3		Line	Pad	Ave					
- 2	2	11.8	12.8	12.	3 1	Mean	12	12.9	12.5					
	3	12.1	12.8	12.	5 0.7	Min	11.5	12.4	12					
- 4	4	11.9	12.8	12.	4 0.9	Max	12.3	13.6	12.9					
	5	12.3	13.2	12.		Range	0.8	1.2	0.9	1				2
	5	11.5	12.5	1	2 1	%R/2M	3.3	4.6	3.6	-				4
- 1	7	12.3	13.1	12.	7 0.8									
8		12	13.1											17
- 5	9	12.2	13.6	12.	9 1.4						6		7	
	Sid											3		
Position	Line	Pac		Ave	R-value			Į.				3		
1	1	11.7	12.7	12.	2 1		Line	Pad	Ave		8		9	
- 2		12.3	13			Mean	12	12.9	12.4		U		,	10
- 3	3	11.7	12.6	12.		Min	11.6	12.6	12.1					
		12.1	12.9			Max	12.3	13.5	12.8					
		12.2	13.3			Range	0.7	0.9	0.7	4				5
		12.2	12.7			%R/2M	2.9	3.5	2.6	-				3
		11.6	12.6											
		11.9	13.5											
	9	12	12.9	12.	5 0.9									

- 9 areas were measured on each side of the panel by ZYGO profiler
- The best result was with 200/120/50 VMS

MacDermid Alpha

ELECTRONICS SOLUTIONS


CONFIDENTIAL


Circuitry Solutions
Semiconductor & Assembly Solutions
Film & Smart Surface Solutions

5

Substrate Design 2 Results

Copper Thickness vs Feature, VMS







MacDermid Alpha

ELECTRONICS SOLUTIONS


CONFIDENTIAL

Circuitry Solutions
Semiconductor & Assembly Solutions
Film & Smart Surface Solutions
16






SIMS Analysis



Concentration (ppmw)			
0.848			
1.98			
1.66			
0.163			
0.114			



- · Low impurities co deposit with Cu
 - Electrical conductivity, grain structure, Cu reduction during SAP / mSAP, physical properties




CONFIDENTIAL


Circuitry Solutions Semiconductor & Assembly Solutions Film & Smart Surface Solutions


Properties of Deposit

- · Physical properties exceeded IPC class III specifications
- · Deposit had equiaxial grain structure

Plating Condition	2.0 ASD, 25°C	4.5 ASD, 35°C		
Elongation (%)	22.0	20.1		
Tensile Strength (kPSI)	40.4	40.4		
Internal Tensile Stress (kg/mm²)	0.87	0.85		








🏢 MacDermid Alpha 🥎 CONFIDENTIAL

Circuitry Solutions Semiconductor & Assembly Solutions Film & Smart Surface Solutions

UVF 200 Summary

- Systek UVF 200 is a versatile plating process for the 2-in-1 RDL plating of fine lines and filling of microvias in build up layer applications
 - Filling of microvias up to 60 μmØ x 30 μmD
 - Plating thickness of 15-18 µm within 15-20 min plating time
 - · Low R-values between various features
 - · Good within device (WID) and within panel (WIP) uniformity
- · Process is very stable and tunable
 - · Wide VMS operating range
 - · Wide operating current density range
 - · Compatible with Nafion membranes
 - · All additives are CVS analyzable and controllable



Circuitry Solutions
Semiconductor & Assembly Solutions
Film & Smart Surface Solutions 21




CONFIDENTIAL


Next Gen RDL Plating


Systek UVF 300

- · Reduced variation in copper thickness
- · High coplanarity across a wide range of current density
- · Consistent via fill









🏢 MacDermid Alpha 📢

CONFIDENTIAL

Circuitry Solutions Semiconductor & Assembly Solutions Film & Smart Surface Solutions 22

Contact Us



Sam Dharmarathna

Line of Business Partner - IC substrate R&D



saminda.dharmarathna@macdermidalpha.com



macdermidalpha.com



https://www.linkedin.com/in/dasaminda/



CONFIDENTIAL

Circuitry Solutions Semiconductor & Assembly Solutions Film & Smart Surface Solutions

